Introduction {#Sec1}
============

Organic thin-film transistors (OTFTs) have been extensively investigated for use in functional electronic device applications, such as wearable electronics^[@CR1],[@CR2]^, artificial skins^[@CR3],[@CR4]^, and flexible sensors^[@CR5]--[@CR7]^. Such applications are typically realized by integrating unit OTFTs into integrated circuits (ICs) on a large scale. However, reducing the size of OTFTs for large-scale integration is not easy due to their strong susceptibility to high temperatures^[@CR8],[@CR9]^ and solvent-based developers^[@CR10],[@CR11]^, which are essential components of lithography-based high-resolution patterning. Another promising idea that has attracted research interest for large-scale integration of organic electronic devices is 3D stacking of OTFTs because more transistors can be vertically integrated in the same area without requiring a reduction in the transistor size^[@CR12]--[@CR17]^. Unlike conventional silicon or metal-oxide semiconductors, organic semiconductors have a low process temperature (\~200 °C), thus providing a sufficiently low thermal budget for stacking multiple transistors.

However, using conventional via-hole processes based on lithography for 3D integration of OTFTs is not simple because conventional interconnect techniques with etching-based via-hole processes^[@CR18]--[@CR20]^ require the use of solvent-based developers or exposure to plasma, which can significantly damage organic semiconductors and drastically degrade the IC performance. Alternative approaches such as laser drilling^[@CR3],[@CR15]^ or solvent-based inkjet printing^[@CR21],[@CR22]^ have also been used to form via-holes using a laser or by directly injecting solvent on targeted spots, respectively. The organic semiconductor and polymer insulator can be removed in a localized, selective way without degradation in the transistor area and followed by filling the patterned hole with a conductive material to form a via-hole, which creates an electrical connection between two metals in different layers. However, many challenges still exist with these approaches. First, the etching procedure with high-energy laser irradiation is inevitably accompanied by a substantial increase in temperature on the substrate, which may damage materials that are vulnerable to high temperature^[@CR23]^. This thermal effect may be even greater when the wavelength of the laser beam does not well match the absorption behavior of the dielectric materials being drilled^[@CR24]^. Additionally, depending on the material properties of the dielectric layer, the laser-drilling process may result in a poor edge geometry (such as a polyimide), causing device failure and poor yield^[@CR3]^. In the solvent-based printing method, only dielectric materials that are soluble in the printing solvent can be used. However, many excellent insulators do not dissolve in common solvents^[@CR25],[@CR26]^, which significantly limits material selection. Moreover, the chemical etchant must be removed by an additional flushing step to complete the via-hole. In addition to the difficulties in selecting an orthogonal flushing solvent that does not damage the organic materials underneath the target dielectric layer, the isotropic nature of the etching profile requires precise control of the etching time to achieve a sharp etch stop. Furthermore, approaches to make via-holes may not be suitable for 3D stacking and integration. As devices are vertically stacked, the total thickness of the intermetal dielectric layers increases, and as a result, forming via-holes through the layers becomes difficult. According to a previous study^[@CR21]^, 5--7 inkjet-printing drops are needed to etch 500-nm-thick poly(vinylphenol) (PVP); thus, tens of drops must be injected to etch a μm-thick dielectric layer. In addition, manufacturing procedures based on laser drilling or solvent-based inkjet printing may become extremely time consuming, especially as the number of required via-holes increases, because of the inherently sequential nature of via processing.

For these reasons, approaches for reliable, large-scale fabrication of organic 3D-ICs must overcome many difficulties. To date, despite significant research efforts on 3D integration of organic transistors, the number of multimetal layers has been limited to only 4^[@CR15]^, and the number of vertically stacked transistors has not been higher than 2^[@CR12]--[@CR17]^. Therefore, it is crucial to develop a novel via-formation approach compatible with organic semiconductors and capable of providing a high yield and high throughput. To achieve a highly stacked 3D-OTFT beyond current capabilities, a simple, vertical interconnect fabrication process must be developed to support a large number of vertical layers and targeted interconnects at a low process temperature with a robust dielectric patterning method capable of depositing a dielectric layer without degrading organic semiconductor layers.

Here, we present a novel metal interconnect scheme for simple, reliable 3D integration of OTFT circuits. In contrast to conventional approaches that locally remove insulators for via-hole formation, the proposed scheme selectively forms an insulator by coupling a shadow mask with a solvent-free insulator deposition process. A metal layer can be interconnected to another metal layer through the insulator-free, open area. In particular, a number of vertical interconnects can be formed at the same time regardless of the number of target interconnects because the intermetal dielectric layers can be deposited on multiple selected locations in parallel. To demonstrate the proposed interconnect scheme, we designed and tested multilevel metal interconnect structures using an ultrathin (\~50 nm), patterned dielectric polymer synthesized by a solvent-free, vapor-phase polymer deposition process, initiated chemical vapor deposition (iCVD)^[@CR27],[@CR28]^. We also determined the layout design rules for reliable interconnections and precise isolation of the top and bottom metal electrodes by characterizing the electrical resistances of various test patterns with the dielectric layers and metal lines. Using the established 3D multilayer stacking scheme, we also demonstrated ultrahigh stacking of OTFTs, i.e., up to 5 transistors per unit area (25 layers per unit area). Two *N,N*′-ditridecylperylenediimide (PTCDI-C13)-based n-type transistors^[@CR29]^ and three dinaphtho\[2,3-b:2′,3′-f\]thieno\[3,2-b\]thiophene (DNTT)-based p-type transistors^[@CR30],[@CR31]^ were fabricated on the bottom two floors (1--2F) and top three floors (3--5F), respectively. By using the proposed solvent-free interconnect scheme, we can simply and reliably integrate OTFTs on multilayers without additional via-hole processes.

Results {#Sec2}
=======

Multilevel metal interconnect structure {#Sec3}
---------------------------------------

To investigate the feasibility of the proposed interconnect scheme, we first fabricated a multimetal interconnect test structure based on 5 metal layers and 4 dielectric layers of a poly(1,3,5-trimethyl-1,3,5-trivinyl cyclotrisiloxane) (PV3D3) film deposited by the iCVD process. As reported previously, PV3D3 is a highly crosslinked organosilicon-based polymer and is known as an excellent ultrathin organic dielectric layer with a wide bandgap (\~8.25 eV) and relatively low dielectric constant (*k* \~ 2.2). The dielectric layer exhibited an extremely low leakage current of less than 10^−8^ A cm^−2^ up to 5 MV cm^−1^, even at a thickness of \~10 nm^[@CR32]^. Due to its outstanding thermal stability, the PV3D3 layer can withstand a high annealing temperature up to 250 °C without any degradation of its insulating property^[@CR33]^. The solvent-free deposition process temperature is near room temperature (40 °C), which minimizes potential damage to layers^[@CR34]^. Rather than locally removing insulators (Fig. [1a](#Fig1){ref-type="fig"}), an ultrathin PV3D3 layer is placed between two metal layers, which require isolation, and the metal layer pair is interconnected in the area where the PV3D3 layer is not deposited (Fig. [1b, c](#Fig1){ref-type="fig"}). Depending on the PV3D3 layer, the metal lines can be isolated or interconnected to form a more complex structure (Fig. [1d--g](#Fig1){ref-type="fig"}, Supplementary Fig. [1](#MOESM1){ref-type="media"}). The measurement results show that the two separate metal interconnect paths (*V*~A~ to *V*~A_out~ and *V*~B~ to *V*~B_out~) were successfully isolated from each other, but robust 5-level (M1--M2--M3--M4--M5) interconnections formed for each path. We measured the resistance between *V*~A~ and *V*~A_out~ and *V*~A~ and *V*~B_out~ (Fig. [1h](#Fig1){ref-type="fig"}). As intended, the connected line between *V*~A~ and *V*~A_out~ exhibited a low resistance (\~0.91 kΩ), while the isolated path between *V*~A~ and *V*~B_out~ created by the patterned PV3D3 layers exhibited a high resistance (56 MΩ). We also measured the transient results by simultaneously applying input voltage pulses with opposite signals at *V*~A~ and *V*~B~ (Fig. [1i, j](#Fig1){ref-type="fig"}). The signals were transmitted to *V*~A_out~ and *V*~B_out~, respectively, without an electrical short between the two terminals. The test results confirmed that separate multilevel metal interconnects were successfully formed using the proposed scheme.Fig. 1Multilevel metal interconnect scheme. **a** Schematic of metal interconnect methods using laser drilling and solvent inkjet printing. **b** Schematic of the metal interconnect method using patterned PV3D3 layers. **c** An optical microscopy image of the fabricated multilevel metal interconnect test structure. The scale bar indicates 1200 µm. **d** Schematic of the multilevel metal interconnect test structure. Cross-sectional SEM images of **e** an isolated metal electrode (M1 and M2), scale bar, 100 nm, **f** an interconnected metal electrode (M3 and M4), scale bar, 100 nm, and **g** an interconnected metal electrode (M2 and M3) scale bar, 100 nm. **h** A mapping image of the resistance values among *V*~A~, *V*~A_out~, *V*~B~, and *V*~B_out~. **i** Output voltage response (*V*~A_out~) with respect to the input voltage pulse (*V*~A~). **j** Output voltage response (*V*~B_out~) with respect to the input voltage pulse (*V*~B~)

Layout design rules of via-hole-less multilevel metal interconnect {#Sec4}
------------------------------------------------------------------

As preparation for the demonstration of 3D-OTFT circuits using the proposed interconnect scheme, we evaluated the layout design rules for creating reliable connections and isolating the top and bottom metal lines by characterizing the electrical resistance using various test patterns with the dielectric layers and metal lines. First, we designed and fabricated Au electrodes on stepped patterns to evaluate high-step coverage of the metal line (Fig. [2a--d](#Fig2){ref-type="fig"}, Supplementary Fig. [2](#MOESM1){ref-type="media"}). On the patterned PV3D3 layers (*t*~PV3D3~ *≤* 8 μm), the lateral metal lines exhibited a significantly lower resistance (\~50 Ω) than the baseline resistance (5 × 10^8^ Ω), which represents a disconnected case (Fig. [2g](#Fig2){ref-type="fig"}). The baseline resistance was measured using a metal-insulator-metal (MIM) structure in which the metal electrodes were separated by a PV3D3 layer (*t*~PV3D3~ *=* 10 nm). The results showed that a lateral metal connection can be reliably formed over the patterned PV3D3 layer, which has a thickness as high as 8 μm. Next, we evaluated the margin for the overhang of PV3D3 over the metals (*d*~ov~) for the isolation of the bottom and top electrodes (Fig. [2b--e](#Fig2){ref-type="fig"}). When *d*~ov~ \> 50 μm, the bottom and top metal layers were completely isolated by the middle PV3D3 layer, resulting in a very high resistance value between the electrodes (\~ 1.5 × 10^8^ Ω) (Fig. [2h](#Fig2){ref-type="fig"}). We also evaluated the minimum lateral distance (*d*~gap~) between the patterned PV3D3 layer and the electrodes for reliable vertical interconnection of the electrodes (Fig. [2c--f](#Fig2){ref-type="fig"}). When *d*~gap~ ≥ 100 μm, the bottom and top electrodes were reliably connected without PV3D3 residue between the electrodes, resulting in a low resistance value between the electrodes (\~ 50 Ω) (Fig. [2i](#Fig2){ref-type="fig"}).Fig. 2Electrical evaluation of metal interconnect and isolation. **a**, **d**, **g** Electrical short test when the electrode is located on a patterned PV3D3 layer as a function of the PV3D3 layer thickness (*t*~PV3D3~). Schematic (**a**), optical micrograph, scale bar, 1,000 µm, (**d**), and resistance test results (**g**). **b**, **e**, **h** Electrical isolation test when the PV3D3 layer was sandwiched between two metal electrodes as a function of the length of the PV3D3 layer over the electrode (*d*~ov~). Schematic (**b**), optical micrograph, scale bar, 1000 µm, (**e**), and resistance test results (**h**). **c**, **f**, **i** Electrical interconnect test when the patterned PV3D3 layer was located next to vertically stacked metal layers. Schematic (**c**), optical micrograph, scale bar, 1000 µm, (**f**), and resistance test results (**i**)
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The capacitance (*C*~i~) value of the patterned PV3D3 dielectric layer was 44.7 ± 2.1 nF cm^−2^, which was measured at 9 different spots in the MIM structure in an area of 2.1 by 2.1 mm^2^ (Supplementary Fig. [3](#MOESM1){ref-type="media"}), and this value shows the high uniformity of the dielectric layer.

Vertically-stacked organic transistors {#Sec5}
--------------------------------------

Based on the proposed interconnect scheme and layout design rules, we designed and fabricated vertically stacked OTFTs (3D-OTFTs). The fabricated 3D-OTFTs consisted of five Al gate electrodes, five Au contact electrodes, two PTCDI-C13 n-type semiconductor layers, three DNTT p-type semiconductor layers, five PV3D3 gate dielectric layers, and four PV3D3 intermetal dielectric layers, which formed two n-OTFTs and three p-OTFTs (Fig. [3a](#Fig3){ref-type="fig"}) on the 5 floors in the OTFT stack. The devices were surrounded by gate, source, and drain pads (Fig. [3b--e](#Fig3){ref-type="fig"}, Supplementary Fig. [4](#MOESM1){ref-type="media"}). At the center of the 3D-stacked OTFTs, the patterned intermetal dielectric layers (\~1 µm, PV3D3) were interposed between the transistors (Fig. [3c](#Fig3){ref-type="fig"}). The PV3D3 layers were not located at the edges, which is where the multimetal vertical interconnects formed (Fig. [3d](#Fig3){ref-type="fig"}). The PTCDI-C13 required an annealing process (*T*~A~ = 200 °C) for the formation of edge-on-orientation crystallites, which offer better electrical characteristics^[@CR35],[@CR36]^. The dependence of the crystalline structure of PTCDI-C13 on the annealing temperature (*T*~A~) is shown in Supplementary Fig. [5](#MOESM1){ref-type="media"}. To anneal only PTCDI-C13 films at *T*~A~ = 200 °C, we fabricated two n-type PTCDI-C13 OTFTs on the first and second floors (1--2F) and then fabricated three p-type DNTT OTFTs on the third, fourth, and fifth floors (3--5F). A more detailed manufacturing process and optical image of each step for the 3D-stacked OTFTs is shown in Supplementary Figs. [6](#MOESM1){ref-type="media"}, [7](#MOESM1){ref-type="media"}.Fig. 35-layer 3D-stacked OTFT. **a** Schematic of a 5-layer 3D-stacked OTFT. **b** Schematic of a 5-layer 3D-stacked OTFT. Cross-sectional SEM images of **c** a 3D-stacked OTFT, scale bar, 1 µm, and **d** interconnected metal electrodes, scale bar, 500 nm. **e** An optical micrograph image of a 5-layer 3D-stacked OTFT, scale bar, 400 µm. Transfer characteristics of the 3D-stacked **f** PTCDI-C13 n-type transistor at 1 F, **g** PTCDI-C13 n-type transistor at 2F, **h** DNTT p-type transistor at 3 F, **i** DNTT p-type transistor at 4F, **j** DNTT p-type transistor at 5F. **k** On/off current ratio and on-current values at \|*V*~G~\| = 10 V. **l** Threshold and turn-on voltage (*V*~ON~) values. The extracted carrier mobility and reliability factor values **m** in the saturation regime and **n** the linear regime

The *I*~D~−*V*~G~ transfer characteristics were measured at both \|*V*~D~ \| = 2 V and 10 V to investigate the transport properties in both the linear and saturation regions, respectively (Fig. [3f--j](#Fig3){ref-type="fig"}). All OTFTs exhibited no hysteresis over the whole range of the applied gate voltage bias (*V*~G~). Due to the low leakage current of the PV3D3 dielectric layer, all transistors also showed well-defined off-state regions and high on/off ratios (\~10^7^). The device parameters, such as the on-current (*I*~ON~), saturation and linear mobility (*µ*~sat~ and *µ*~lin~, respectively), and threshold voltage (*V*~TH~), for all transistors were extracted, and the values were comparable to the values reported by others for both p- and n-type transistors regardless of the floor location (Fig. [3k--n](#Fig3){ref-type="fig"}). In addition, good linear characteristics were observed in the transfer curves (that is, *I*~D~^0.5^−*V*~G~ and *I*~D~−*V*~G~ dependences in the saturation and linear regions, respectively) for all transistors (Supplementary Figs. [8](#MOESM1){ref-type="media"}, [9](#MOESM1){ref-type="media"})^[@CR37]--[@CR39]^. To investigate the nonlinearity of the transfer curves, which originated from extrinsic factors that affect charge transport, the reliability factors (*r*~sat~ and *r*~lin~) of each OTFT were extracted (Fig. [3m, n](#Fig3){ref-type="fig"})^[@CR38]^. The reliability factor values for the linear and saturation regions simply represent how the transfer curves correspond with the ideal curves and were calculated using Equations ([2](#Equ2){ref-type=""}) and ([3](#Equ3){ref-type=""}), respectively^[@CR38]^. $\documentclass[12pt]{minimal}
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The purpose of *r*~sat~ and *r*~lin~ is to evaluate whether OTFTs have a linear increase in conductivity as the carrier density in the channel increases. Due to contact resistance or charge trapping, OTFTs suffer from nonlinearity, i.e., a 'hump' or 'kink'‚ in their *I*~D~−*V*~G~ characteristics^[@CR37]--[@CR39]^. In the 3D-OTFTs, all transistors have *r*~sat~ and *r*~lin~ values higher than 75%, clearly showing the high quality of the fabricated OTFTs according to guidelines from a previous study^[@CR38]^. Subthreshold swing (*SS*) values of less than 450 mV per dec and a relatively low interfacial trap density (*N*~t~) on the order of 10^12^ cm^−2^ were obtained for the transistors (Supplementary Fig. [10](#MOESM1){ref-type="media"}, Supplementary Note [1](#MOESM1){ref-type="media"}), and these values resulted in the hysteresis-free transfer characteristics. The output characteristics are provided in Supplementary Fig. [11](#MOESM1){ref-type="media"}.

We also investigated the air-stability of the 3D-OTFTs. To implement more stable device and circuit in air ambient, we encapsulated the 3D-stacked organic transistors with 10 nm-thick Al~2~O~3~ layer via atomic layer deposition (ALD) process. Both n-type and p-type 3D-stacked OTFTs were measured at in an inert N~2~ atmosphere first, and then stored and measured in air ambient (20 °C, 45% relative humidity). To investigate the effect of the ultrathin Al~2~O~3~ encapsulation on the device stability, the 3D-stacked devices without the encapsulation layer were also characterized as the negative control (Supplementary Fig. [12a](#MOESM1){ref-type="media"}). For the Al~2~O~3~-encapsulated 3D-stacked OTFTs, the initial device characteristics were fully maintained throughout the entire measurement period of \~214 h (Supplementary Fig. [12b--d](#MOESM1){ref-type="media"}). For the devices without encapsulation, on the other hand, the PTCDI-C13-based n-type transistors showed substantial mobility decrease and *V*~TH~ shift with the increased air exposure time (Supplementary Fig. [12c](#MOESM1){ref-type="media"}). The DNTT-based p-type transistors also showed quite huge *V*~TH~ shift along with the increased air exposure time (Supplementary Fig. [12d](#MOESM1){ref-type="media"}), which is ascribed to the oxygen and moisture in previous reports^[@CR40],[@CR41]^. In the Al~2~O~3~-encapsulated 3D-stacked OTFTs, the 10 nm Al~2~O~3~ layer was sufficiently good for the protection of the 3D stack devices from the exposure of oxygen and moisture, leading to the high air-stability result. To further evaluate the air-stability of the Al~2~O~3~-encapsulated 3D-stack OTFTs, we also measured the air-stability of the Al~2~O~3~-encapsulated 3D-stacked inverter as a function of the air exposure time (Supplementary Fig. [13a, b](#MOESM1){ref-type="media"}), where the voltage transfer curve of the inverter circuit remained practically identical, demonstrating its excellent environmental stability.

To study the reproducibility and uniformity of the proposed 3D-OTFTs, we reproduced four 3D-stacked buildings including 20 OTFTs. A total of 20 OTFTs were measured for statistical investigation. To verify the switching operation in both linear and saturation regions, the transistors were measured at \|*V*~D~ \| *=* 2 V and 10 V, respectively (Supplementary Fig. [14](#MOESM1){ref-type="media"}). All OTFTs exhibited transistor operation with excellent device performance including high on/off current ratio \~10^5^ and 100% yield. Furthermore, no *I*−*V* hysteresis was observed in all the transfer characteristics. For PTCDI-C13-based n-OTFTs, the average saturation and linear mobility values were *µ*~sat~ = 0.56 ± 0.048 cm^2^ V^−1^ s^−1^ and *µ*~lin~ = 0.50 ± 0.054 cm^2^ V^−1^ s^−1^, respectively (Supplementary Fig. [15a--c](#MOESM1){ref-type="media"}). For DNTT-based p-OTFTs, the average saturation and linear mobility values were *µ*~sat~ *=* 0.55 ± 0.077 cm^2^ V^−1^ s^−1^ and *µ*~lin~ *=* 0.27 ± 0.055 cm^2^ V^−1^ s^−1^, respectively.

Vertically-stacked complementary integrated circuits {#Sec6}
----------------------------------------------------

As another proof-of-concept demonstration, complementary 3D-OTFT inverter circuits (Fig. [4a](#Fig4){ref-type="fig"}, Supplementary Fig. [16](#MOESM1){ref-type="media"}) were also fabricated. Using the same unit channel width and length (*W* = 1000 µm, *L* = 200 µm), we stacked two PTCDI-C13-based n-type transistors on 1F and 2F and two DNTT-based p-type transistors on 3F and 4F. Gate electrodes (*V*~G,1F~ and *V*~G,3F~) for an inverter input (*V*~IN1~) were vertically connected to each other through an open area in the patterned PV3D3 layers (Fig. [4b](#Fig4){ref-type="fig"}). The metal interconnect between the drain electrodes (*V*~D,1F~ and *V*~D,3F~) was formed through another open area in the PV3D3 layers to create the inverter output (*V*~OUT1~). Similarly, we designed a second inverter using an n-type transistor on 2F and a p-type transistor on 4F (Fig. [4c](#Fig4){ref-type="fig"}). A more detailed manufacturing process and optical image of each step for the 3D-stacked inverter circuits is shown in Supplementary Figs. [16](#MOESM1){ref-type="media"}--[19](#MOESM1){ref-type="media"}.Fig. 4Two 3D-stacked inverter circuits. **a** Schematic of two 3D-stacked inverter circuits and a conventional inverter circuit. **b** A schematic of the gate metal routing line in two 3D-stacked inverter circuits. **c** An optical micrograph image of two 3D-stacked inverter circuits, scale bar, 1400 µm. **d**, **e**, **f** The inverter characteristics of a 3D-stacked inverter circuit integrated at 1F and 3F. Output voltage curve with respect to the input voltage value (**d**). DC gain plot with respect to the input voltage value (**e**). Leakage current plot with respect to the input voltage value (**f**). **g**, **h**, **i** Inverter characteristics of a 3D-stacked inverter circuit integrated at 2F and 4F. Output voltage curve with respect to the input voltage value (**g**). DC gain plot with respect to the input voltage value (**h**). Leakage current plot with respect to the input voltage value (**i**)

The performance of 3D-stacked inverter circuits (1&3F-Inverter and 2&4F-Inverter) was investigated. The *V*~OUT~−*V*~IN~ transfer characteristics showed that both 1&3F-Inverter and 2&4F-Inverter properly operated with excellent switching behavior and a DC gain up to 35 V per V at *V*~DD~ = 5 V and 8 V (Fig. [4d--i](#Fig4){ref-type="fig"}). Only negligible hysteresis (*∆V* = \~ 0.18 V) was observed for both 1&3F- and 2&4F-Inverter. The measured *I*~DD~ in both the inverters was \~ 100 pA level (\~ 1 × 10^--10^ A at *V*~IN~ = 0 V and \~ 2 × 10^--12^ A at *V*~IN~ = 50 V), which is fully consistent with our repeated observations from DNTT-based and PTCDI-C13-based OTFTs with PV3D3 dielectric layer in that the off-current of the OTFT was as low as \~ 100 pA^[@CR28]^ (Fig. [3f-j](#Fig3){ref-type="fig"}). To compare the proposed 3D-integrated inverters with conventional 2D inverters, we also fabricated DNTT and PTCDI-C13-based inverter with conventional inverter structure (Supplementary Fig. [20](#MOESM1){ref-type="media"}). The electrical characteristics of the proposed 3D inverters were comparable to the characteristics of the conventional 2D inverter, but the density of the 3D inverter circuit was significantly better (4 times higher). Additional investigation results for the inverter circuits, including transient measurement data (Supplementary Fig. [21](#MOESM1){ref-type="media"}) and air-stability of the 3D inverter circuit (Supplementary Fig. [13](#MOESM1){ref-type="media"}) are given.

We also demonstrated NAND and NOR logic gates by using the proposed vertical interconnect scheme. Two n-type transistors and two p-type transistors are stacked vertically, so that NAND and NOR logic circuits requiring four transistors can be implemented in a unit area (Supplementary Fig. [22a--d](#MOESM1){ref-type="media"}). Both the 3D-stacked NAND and NOR circuits properly operated according to the applied *V*~A~ and *V*~B~. The measured *I*~DD~ in both the logic circuits was \~ 500 pA. We also measured the transient logic operation by simultaneously applying the two input voltage pulses (*V*~A~ and *V*~B~). In the transient measurement, *V*~A~ and *V*~B~ are applied as a function of time and the switching characteristics of NAND and NOR gates showed that a corresponding output voltage changed properly according to logical truth table (Supplementary Fig. [23a, b](#MOESM1){ref-type="media"})

Discussion {#Sec7}
==========

In summary, we proposed a novel solvent-free multilevel metal interconnect strategy using patterned PV3D3 dielectric polymer. Rather than adopting a via-hole formation process involving local removal of the insulator, direct implementation of patterned PV3D3 dielectric polymer was used to selectively provide opened areas for vertical interconnections. The proposed scheme allows OTFT devices to be simply interconnected without degradation of organic semiconductors. By using the proposed method, we successfully demonstrated vertically stacked OTFTs on 5 layers with ideal transfer and output characteristics. We also demonstrated 3D-integrated inverters on 4 layers, which exhibited excellent inverter characteristics. To the best of our knowledge, this is the first demonstration of OTFTs with up to 5 stacking layers (Supplementary Table [1](#MOESM1){ref-type="media"}). The proposed multilevel interconnection scheme shares the design philosophy of the metal-interconnection scheme used in silicon-based ICs, i.e., the via-holes are simultaneously formed either with via-hole etching (silicon-based IC case) or a patterned dielectric layer (this work). As PV3D3 is compatible with photo-^[@CR42]^ and e-beam lithography processes^[@CR43]^(Supplementary Fig. [24](#MOESM1){ref-type="media"}), the proposed via-hole-less interconnection scheme can provide the 3D-circuits with finer patterns if the semiconductor layers are changed to lithography-compatible materials^[@CR44]--[@CR47]^. Although further down-scaling of device size is beyond the scope of this work, our study provides a fundamental technology for metal interconnection to enable 3D vertical integration of a larger number of devices for a given area budget. As a robust and scalable metal interconnection is crucial for the success of silicon-based ICs, we believe that the results of this work are important for the development of very large-scale organic electronics that require complex metal routing.

Methods {#Sec8}
=======

Materials {#Sec9}
---------

The V3D3 monomer (1,3,5-trimethyl-1,3,5-trivinyl cyclotrisiloxane, Gelest, 95%) and initiator TBPO (tert-butyl peroxide, Aldrich, 97%) for the polymer dielectric deposition process were purchased from commercial sources and used as received. The p- and n-type semiconductors, dinaphtho\[2;3-b:2′,3′-f\]-thieno\[3,2-b\]thiophene (DNTT) and N,N′-ditridecylperylene-3,4,9,10-tetracarboxylic diimide (PTCDI-C13), respectively, were purchased from Sigma-Aldrich.

Patterned PV3D3 film deposition {#Sec10}
-------------------------------

V3D3 and TBPO were vaporized and delivered to a custom-built iCVD chamber (Supplementary Fig. [25](#MOESM1){ref-type="media"}). The flow rate ratio of V3D3 and TBPO was 2.5:1 and controlled by a needle valve. The process pressure was 300 mTorr, and the filament was heated to 130 °C. The bottom cool-stage temperature was maintained at 40 °C. The shadow mask (Invar) was tightly contacted with glass or SiO~2~/Si wafer by a magnet to maintain the alignment of the shadow mask and substrate and minimize the gap between them while the iCVD process was performed. The deposition rate of the PV3D3 layer on a magnetic plate was 0.625 nm min^−1^. Further characterizations of the PV3D3 film pattern are provided in Supplementary Figs. [26](#MOESM1){ref-type="media"}--[29](#MOESM1){ref-type="media"}.

Deposition of organic semiconductor and metal layers {#Sec11}
----------------------------------------------------

Al gate electrodes and Au contact electrodes were deposited by thermal evaporation with deposition rates of \~ 1.0 Å s^−1^ and \~ 0.5 Å s^−1^, respectively. PTCDI-C13 and DNTT layers were deposited via thermal evaporation with a deposition rate of \~ 0.3 Å s^−1^. The chamber pressure was \< 10^--6^ Torr.

Fabrication of the metal interconnect test MIM structure {#Sec12}
--------------------------------------------------------

For the multimetal interconnect test structure, one Al bottom-electrode layer (line width = 200 µm) and four Au-electrode layers (line width = 200 µm) were used, and each electrode layer was isolated by patterned iCVD dielectric layers (thickness = 30 nm). The measured resistance value in a single Au-electrode line was \~ 0.23 kΩ. The measured value was calculated by normalizing the width/length to that of the multimetal interconnect test structure. Three types of metal-insulator-metal (MIM) test structures were fabricated via thermal evaporation and an iCVD chamber with shadow-mask patterning. To verify the lateral conduction test sample, top Au lines were deposited on 3 patterned dielectric structures with a 1 mm width, 1 mm pitch, and thickness varying in the range from 50 to 800 nm. Both test structures for the dielectric pattern margin over the bottom electrode and the distance from the metal interconnection used a patterned dielectric layer with a thickness of approximately 50 nm.

Fabrication of 3D-stacked OTFTs and two 3D-stacked CMOS inverter {#Sec13}
----------------------------------------------------------------

The 25 × 25 mm^2^ glass substrates were used and cleaned by ultrasonication with detergent dissolved in deionized (DI) water, acetone and isopropanol (IPA) for 20 min. The substrates were blown dry with N~2~ gas. A 50-nm-thick Al gate electrode layer was deposited and followed by deposition of a patterned iCVD gate dielectric layer with a thickness of \~ 50 nm. A 30-nm-thick layer of DNTT was used as a p-type semiconductor, and a 30-nm-thick layer of PTCDI-C13 was used as an n-type semiconductor. Then, a 50-nm-thick Au source/drain electrode was deposited through a shadow mask with channel dimensions of 1000 μm (*W*) × 200 μm (*L*). In the case of the n-type TFTs, the PTCDI-C13 films were thermally annealed at 200 °C for 1 h prior to the contact electrode deposition. For 3D-stacked TFT devices, two n-type TFTs and three p-type TFTs were stacked sequentially, and each TFT was isolated by patterned PV3D3 isolating layers (thickness = 1 µm). All fabrication processes were conducted in a N~2~-purged box.

Electrical characterization of devices {#Sec14}
--------------------------------------

The electrical characteristics of all MIM and 3D-stacked devices and circuits were measured using a probe station and Keithley 4200-SCS instrument. All measurements were performed under ambient atmosphere.
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